# Ch. 5: Processor + Memory

December 12, 2008



< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

### Processor: Datapath and Control

#### Goal:

- implement hardware to execute instructions
- study issues of performance
- Basic instruction set:
  - lw, sw (memory reference)
  - add, sub, and, or, slt (arithmetic-logical)
  - beq, j (branches)

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements 000000000000	MIPS Processor Design 00000000000000000
Generic Impleme	ntation		



Figure: Cycle of Execution Instruction



Overview of Implementation

# Overview of Implementation Two more details

2 Combinational Elements

### 3 Sequential Logic Elements

- Clock
- Latches and Flip Flops
- Register File
- Memory Design

#### 4 MIPS Processor Design

- Pipelining
- Example: Load Instruction



Overview of Implementation  $\circ \circ \circ \circ \circ$ 

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

### Steps of Executing an Instruction

- **1**: All classes of instructions require initially:
  - Fetch instruction from memory
  - Read value of CPU registers (1 or 2)

Overview of Implementation  $\circ \circ \circ \circ \circ$ 

### Steps of Executing an Instruction

- 2: Common amongst all (except j): after reading registers, use ALU
  - calculate address (memory reference)
  - to add (arithmetic-logical)
  - compare (branches)

Overview of Implementation  $\circ \circ \circ \circ \circ$ 

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

### Steps of Executing an Instruction

- **3:** Different for each class
  - access memory to r/w (memory reference)
  - write from ALU to register (arithmetic-logical)
  - change PC to jump address (branch)

Overview of Implementation

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Abstract View of Implementation



erview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS 1
00		000000000000	0000
hoice for Data			



Can't just join the wires

▲□▶ ▲圖▶ ▲ 臣▶ ▲ 臣▶ ― 臣 … のへで

Ov



Figure: Some Units with Choice for Function

verview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor
Adding details			
PC Add	ress Instruction truction emory	pisters RegWrite	Tite y ead

Figure: Adding multiplexors and control  $\rightarrow$   $\langle \neg \neg \rangle$   $\langle \neg \neg \rangle$   $\langle \neg \neg \rangle$   $\langle \neg \neg \rangle$ 

Control

### Logic Elements

- Combinational elements
  - without memory; o/p depends on i/p
  - basic elements: AND, OR, AND, ...
  - ALU, multiplexors



イロト イポト イヨト イヨト

3

### Logic Elements

- Combinational elements
  - without memory; o/p depends on i/p
  - basic elements: AND, OR, AND, ...
  - ALU, multiplexors
- Sequential or state elements
  - o/p depends on i/p + current state
  - memory, registers

Overview	Implementation
0000	

Sequential Logic Elements

MIPS Processor Design

### Outline

Overview of ImplementationTwo more details

#### 2 Combinational Elements

#### 3 Sequential Logic Elements

- Clock
- Latches and Flip Flops
- Register File
- Memory Design

#### 4 MIPS Processor Design

- Pipelining
- Example: Load Instruction



Multiployor		000000000000	
0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design

Select one i/p out of many, based on a signal



In the law of		
verview of Implementation Combinational Elements	Sequential Logic Elements 0000000000000	MIPS Processor Design 0000000000000000

#### Multiplexor

- Select one i/p out of many, based on a signal
- 1-bit Mux with 4 input lines



Figure: Select  $I_0$ ,  $I_1$ ,  $I_2$ ,  $I_3$  based on  $S_0$ ,  $S_1$ 

ト 4 注) 4 注)

3

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
32-bit Multiplexor			



Figure: 32-bit Mux with 2 input lines

Sequential Logic Elements

MIPS Processor Design

2

イロト イポト イヨト イヨト

### 32-bit Multiplexor



Figure: 32-bit Multiplexor construction

Overview of Implementation	Combinational Elements	Sequential Logic Elements 000000000000	MIPS Processor Design
One-bit Adder			

- Simple adder:
  - 1 bit numbers
  - carry in, carry out

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
One-bit Adder			

- Simple adder:
  - 1 bit numbers
  - carry in, carry out



Figure: One-bit adder

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements 000000000000	MIPS Processor Design
One-bit Adder			

- Simple adder:
  - 1 bit numbers
  - carry in, carry out





$$c_{out} = a \cdot b + a \cdot c_{in} + b \cdot c_{in}$$
  
sum = a xor b xor  $c_{in}$ 

Э.

イロト イポト イヨト イヨト

0000	Combinational Elements	000000000000000000000000000000000000000	00000000000000000000000000000000000000
32-bit adder			

### Constructing 32-bit adder from 1-bit adders



2

Overview of Implementation 0000 Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Simple One-bit ALU



Figure: One-bit ALU: AND, OR, ADD

・ロト・日本・日本・日本・日本・今日や

Overview of Implementation 0000 Combinational Elements

Sequential Logic Elements

イロト イ理ト イヨト イヨトー

MIPS Processor Design

2

### Simple One-bit ALU



Figure: One-bit ALU: AND, OR, ADD

■  $00 \rightarrow AND$ ■  $01 \rightarrow OR$ ■  $10 \rightarrow ADD$ 

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Adding Subtraction			

Negate b and add



Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Adding Subtraction			

Э.

イロト イポト イヨト イヨト

#### Negate b and add



Figure: Adding subtraction

Overview	Implementation
0000	

Sequential Logic Elements

MIPS Processor Design

# Adding Subtraction

Negate b and add



Figure: Adding subtraction

	Control lines			
Function	Binvert (1 line)	Operation (2 lines)		
and	0	00		
or	0	01		
add	0	10		
subtract	1	10		

Figure: Control signals

・ロト・日本・日本・日本・日本・今日で

Sequential Logic Elements

MIPS Processor Design

□ > < E > < E > E - のへで

# 32-bit ALU



Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

# Adding set-less-than

- Can be implemented with subtraction
- For all except LSB: output is 0
- For LSB: output is sign(A B)



Overview	Implementation

イロト イポト イヨト イヨト

3

### Adding set-less-than

- Can be implemented with subtraction
- For all except LSB: output is 0
- For LSB: output is sign(A B)
- Strategy:
  - Input of all ALU's except LSB: 0 (passes through)
  - Input of LSB: Set output of MSB

Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

# ALU Designs with SLT



Figure: ALU for non-MSB bits with 5 functions

Operation: 3, BInvert: 1



Figure: ALU for MSB bit (with shiny overflow detection!)

Overview of Implementation 0000 Combinational Elements

Sequential Logic Elements

MIPS Processor Design

### 32-bit ALU with SLT



### Outline

- Overview of ImplementationTwo more details
- 2 Combinational Elements
- 3 Sequential Logic Elements
  - Clock
  - Latches and Flip Flops
  - Register File
  - Memory Design
- 4 MIPS Processor Design
  - Pipelining
  - Example: Load Instruction



Overview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 00000000000000000
Clock and Clockir	ng Methodology		

When should a sequential element's state be written/read

■ in a *synchronous* system



Figure: Clock Signal

Overview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 00000000000000000
Clock and Clockir	ng Methodology		

When should a sequential element's state be written/read

■ in a synchronous system



Figure: Clock Signal

- Edge-triggered clocking
  - fall or rise is active
  - causes state change
  - usually rise

Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Clock			

• I/p, O/p to combinational elements  $\rightarrow$  sequential elements


- I/p, O/p to combinational elements  $\rightarrow$  sequential elements
  - ∵ they don't store anything



Figure: Combinational Logic behavior with Clock

of Implementation	Combinational Elements	Sequential Logic Elements
· / 1		

MIPS Processor Design 00000000000000000

## S-R Latch

- Simplest memory element
- Output = stored value
- Change stored value: set-reset
- Unclocked



Overview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 00000000000000000
S-R Latch			

- Simplest memory element
- Output = stored value
- Change stored value: set-reset
- Unclocked



Figure: S-R Latch

SR Latch			
s	R	Action	
0	0	Keep previous state	
0	1	Q = 0	
1	0	Q = 1	
1	1	Illegal operation	

Figure: Operation of the S-R Latch

Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

## D Latch

- Output = stored value
- Stored value changes based on clock (enable)



Figure: D Latch

D Flip-Flop		
с	D	Q
0	х	Previous value
1	0	0 (Reset)
1	1	1 (Set)

Figure: D Latch Operation

Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

## D Latch

- Output = stored value
- Stored value changes based on clock (enable)



Figure: D Latch

Functioning:

$$C = 1 \Rightarrow Q = D$$

$$C = 0 \Rightarrow Q = D_{\text{previous}}$$

D Flip-Flop		
с	D	Q
0	х	Previous value
1	0	0 (Reset)
1	1	1 (Set)

Figure: D Latch Operation

erview of Implementation 00	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 0000000000000000
Flip-Flop			

#### Slightly more complicated than the latch





Figure: D Flip-Flop and Latch

Figure: D Flip-Flop

erview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 00000000000000000
Flip-Flop			

#### Slightly more complicated than the latch



Figure: D Flip-Flop and Latch

Figure: D Flip-Flop

- Latch: state changes with change in input and clock being asserted (=1)
- Flip-flop: state changes only on clock rise

erview of Implementation 00	Combinational Elements	Sequential Logic Elements	MIPS Processor Design 0000000000000000
Flip-Flop			

#### Slightly more complicated than the latch



Figure: D Flip-Flop and Latch

Figure: D Flip-Flop

- Latch: state changes with change in input and clock being asserted (=1)
- Flip-flop: state changes only on clock rise
  - not as transparent as latch
  - Only flip-flops since using edge-triggered clocking

MIPS Processor Design

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ● □ ● ● ● ●





Figure: Simple register made with flip-flop

Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

# Register File Design

- Set of registers
  - Read/write by supplying register no. (and data)
  - Uses D Flip-Flop as building block



Overview	Implementation

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

## Register File Design

- Set of registers
  - Read/write by supplying register no. (and data)
  - Uses D Flip-Flop as building block



Figure: Register File Design

2 read ports, 1 write port

Overview	Implementation

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

## **MIPS Register File**

■ 32, 32-bit registers



Figure: MIPS registers

- 5-bit read and write lines
- 32-bit data lines

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## Reading from Register Files



Figure: Reading from RF - internals

・ロト・日本・日本・日本・日本・今日や

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Writing to Register Files



Figure: Writing to RF - internals



Figure: Writing to RF - the lines

イロト イポト イヨト イヨト

3

### Introduction

- Two technologies
  - Static Random Access Memory
  - Dynamic Random Access Memory
  - both volatile
- Constructed from smaller chips
- Each chip has a configuration:
  - 128M\*1: 128M addressable locations of 1-bit each
  - 16M\*8: 16M addressable locations of 8-bit each

# Memory Chip Design

- read/write: 8 bits wide
- 32K addressable locations
- Functioning:
  - CS (Chip Select): 1 for r/w
  - R=0, W=0 ⇒ chip not being accessed
  - R=0, W=1 ⇒ write data in D<sub>in</sub> at Address location
  - R=1, W=0 ⇒ read into D<sub>out</sub> the value from chip at location Address



Figure: A 32K\*8 RAM



Sequential Logic Elements

MIPS Processor Design

▲□▶ ▲圖▶ ▲ 臣▶ ▲ 臣▶ ― 臣 … のへで

### SRAM Structure



Figure: Bsic Structural Design of 4X2 SRAM Chip

Overview	Implementation

MIPS Processor Design

### Outline

- Two more details
- Clock

  - Latches and Flip Flops
  - Register File
  - Memory Design

#### 4 MIPS Processor Design

- Pipelining
- Example: Load Instruction



Overview	Implementation

### Introduction

- Implementation of MIPS System
  - Datapath: MIPS Processor + Memory
  - also control unit

#### Single cycle design: all instructions take one clock-cycle

Overview	Implementation

イロト イ理ト イヨト イヨト

3

### Introduction

- Implementation of MIPS System
  - Datapath: MIPS Processor + Memory
  - also control unit
- Single cycle design: all instructions take one clock-cycle
  - long clock period (accomodate slowest instruction)
  - cannot reuse resources in a single cycle  $\Rightarrow$  duplication

Sequential Logic Elements

3

MIPS Processor Design

## Datapath Elements



Figure: Elements used in MIPS Datapath

Overview	Implementation

Sequential Logic Elements

MIPS Processor Design

# Edge-triggered Methodology



Figure: Edge-triggered Methodology



Overview of Implementation 0000	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Edge-triggered M	ethodology		



Figure: Edge-triggered Methodology

#### • Execution strategy:

- read content of a state element at beginning of clock cycle
- send values through a combinational element
- write result to a state element at end of clock cycle
- edge-triggered ⇒ read **and** write in same cycle

n Combinatio

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

▲□▶ ▲圖▶ ▲ 臣▶ ▲ 臣▶ ― 臣 … のへで

## PC Increment



Figure: PC Increment Circuit

## Datapath for R-type Instructions



MIPS Processor Design

### Datapath for load/save Instructions



#### Control signals:

- lw, sw: ALU control=0010 (for address calculations)
- sw: Memread=0, Memwrite=1, Regwrite=0
- lw: Memread=1, Memwrite=0, Regwrite=1

MIPS Processor Design

## Datapath for lw, sw and R-type Instructions



◆□▶◆□▶◆臣▶◆臣▶ 臣 のへで

Overview	Implementation
0000	

Sequential Logic Elements

MIPS Processor Design

∃ \$\\$<</p>\$\\$

## Datapath for beq Instruction



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Datapath for R-type, lw/sw, beq Instructions



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## Datapath and Control Circuit



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Control Signals and Opcode

	Input				Output					,
				Memto-	Reg	Mem	Mem			
	Op-code	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUp0
R-type	000000	1	0	0	1	0	0	0	1	0
lw	100011	0	1	1	1	1	0	0	0	0
SW	101011	0	1	0	0	0	1	0	0	0
beq	000100	0	0	0	0	0	0	1	0	1

Figure: Control signals depend on the Opcode

・ロト・日本・日本・日本・日本・今日・

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# **Control Signal Generation**



▲ロト▲御▶▲臣▶▲臣▶ 臣 のなぐ

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

# Datapath for R-type, lw/sw, beq, j Instructions



Figure: The complete datapath

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## Control Circuit with Jump Included



▲□▶▲圖▶▲圖▶▲圖▶ = 三 のの()~

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## About Single-cycle design

Inefficient design

• Single-cycle design  $\Rightarrow$  CPI = ?



Combinational Elements

Sequential Logic Elements

イロト イ理ト イヨト イヨトー

MIPS Processor Design

∃ \$\\$<</p>\$\\$

## About Single-cycle design

- Inefficient design
- Single-cycle design  $\Rightarrow$  CPI = ?
  - CPI = 1
- Slowest instruction = Longest possible machine path
Combinational Elements

Sequential Logic Elements

MIPS Processor Design

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

#### About Single-cycle design

Inefficient design

- Single-cycle design  $\Rightarrow$  CPI = ?
  - CPI = 1
- Slowest instruction = Longest possible machine path
  - the load instruction; uses 5 functional units:
    - instruction memory
    - register file
    - ALU
    - data memory
    - register file

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### About Single-cycle design

Inefficient design

- Single-cycle design  $\Rightarrow$  CPI = ?
  - CPI = 1
- Slowest instruction = Longest possible machine path
  - the load instruction; uses 5 functional units:
    - instruction memory
    - register file
    - AĽU
    - data memory
    - register file
- Fastest?

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### About Single-cycle design

Inefficient design

- Single-cycle design  $\Rightarrow$  CPI = ?
  - CPI = 1
- Slowest instruction = Longest possible machine path
  - the load instruction; uses 5 functional units:
    - instruction memory
    - register file
    - AĽU
    - data memory
    - register file
- Fastest?
  - probably jump

・ロト・日本・日本・日本・日本・今日で

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

### About Single-cycle design

Acceptable if fewer instructions



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### About Single-cycle design

Acceptable if fewer instructions

used in older, simpler ISA implementations

イロト イポト イヨト イヨト

3

Combinational Elements

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

#### About Single-cycle design

- Acceptable if fewer instructions
  - used in older, simpler ISA implementations
- terrible for ISA with complex instructions, such as *floating point* operations

イロト イポト イヨト イヨト

3

#### About Single-cycle design

- Acceptable if fewer instructions
  - used in older, simpler ISA implementations
- terrible for ISA with complex instructions, such as *floating point* operations
- Dual problems:
  - violates "make the common-case faster" principle (performance)
  - need to duplicate hardware (cost)

イロト イポト イヨト イヨト

3

#### Improvements over Single-cycle Design

Two ways to improve (performance and cost):

- multi-cycle design:
  - some instructions run faster than others

#### Improvements over Single-cycle Design

Two ways to improve (performance and cost):

- multi-cycle design:
  - some instructions run faster than others
- Pipelining:
  - Overlap execution of instructions

# Pipelining



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### Pipelining: Introduction

- Run multiple instructions in parallel
- Improves performance and hardware utilization
- similar to assembly line, laundry cleaning

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### Example of Pipelining



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ ─臣 ─の�?

Overview	Implementation

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### Introduction

First: identify steps in instruction execution



verview	Implementation

イロト イポト イヨト イヨト

3

#### Introduction

- First: identify steps in instruction execution
- Five steps in any MIPS instruction:
  - Fetch instruction
  - Read registers (while simultaneously decoding)
  - Execute operation / calculate address
  - Access data memory
  - Write results to register

イロト イ理ト イヨト イヨト

3

MIPS Processor Design

#### **Execution Time Improvement with Pipelining**

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (1w)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (sw)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, AND, OR, slt)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beg)	200 ps	100 ps	200 ps			500 ps

#### Figure: Total time for each instruction



Figure: Single-cycle non-pipelined execution

イロト イポト イヨト イヨト

2

MIPS Processor Design

#### **Execution Time Improvement with Pipelining**

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load word (1w)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store word (sw)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, AND, OR, slt)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beg)	200 ps	100 ps	200 ps			500 ps

#### Figure: Total time for each instruction



Figure: Single-cycle non-pipelined execution

■ Total execution time: 800 \* 3 = 2400 ps

#### **Execution Time Improvement with Pipelining**



Figure: Pipelined execution

■ Total execution time: << 2400 ps

・ロト・日本・日本・日本・日本・今日を

Overview	Implementation

#### **Pipelined Execution**

- Clock cycle relates to single operation, rather than an instruction
- Accomodate the slowest operation: 200 ps
- Read and write to register can happen in different halves of same cycle



Combinational Elements

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

#### Pipelining the Datapath



Figure: Datapath without pipelining

- Data flows left-to-right through stages, except
  - write to register and write to PC
  - does not affect current instruction

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### Instruction Execution in Pipeline



Figure: Instruction execution in single-cycle datapath with pipeline

Virtually every instruction has its own datapath, but staggered

・ロト・西ト・西ト・西ト・ ヨー ろくの

Combinational Elements

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

### Pipelinig the Datapath

- Need to store data for an instruction as it passes through the datapath
  - for e.g., the value read from IM must be stored so it's available for later stages
  - ⇒ add registers at every stage
- Each instruction advances to next stage on clock cycle

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## Pipelining the Datapath



Figure: Pipelined Datapath

(日)

## Example for load instruction



Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### First Stage



Figure: Instruction Fetch

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### First Stage



Figure: Instruction Fetch

Fetch instruction; Increment PC (save in IF/ID register also)

▲ロト ▲御 ▶ ▲臣 ▶ ▲臣 ▶ □ 臣 □ の Q ()

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

#### Second Stage



Figure: Instruction decode and register read

Combinational Elements

Sequential Logic Elements

イロト イポト イヨト イヨト

3

MIPS Processor Design

#### Second Stage



Figure: Instruction decode and register read

#### Store in ID/EX registers:

- Incremented PC address
- 2 register values
- sign extended offset

	Com	bina	tional	Element	
--	-----	------	--------	---------	--

# <u>Th</u>ird Stage





Figure: Execute or Address Calculation

Com	la i en co	ti ana a l		
Com	Dina			

イロト イポト イヨト イヨト

3

# Third Stage







- add register 1 to offset
- sum place in EX/MEM register

Combinational Elements					
	Com	binat	Tonal	Elemen	

# Fourth Stage



Figure: Memory Access

( om	bina	tional	Eleme	ents

イロト イ理ト イヨト イヨト

2

#### 0000

#### Fourth Stage



Figure: Memory Access

load the memory data into MEM/WB register

Overview of Implementation 0000	Combinational Elements	Sequential Logic Element
Fifth Stage		
		DEX EXMEM
		Shit and Add Add Insult

Write-back

Ch. 5: Processor + Memory

#### - ▲ロト ▲聞 ▶ ▲ 臣 ▶ ▲ 臣 ▶ ○ 臣 ○ の Q @



Figure: Write Back

Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Stage			
		EX EXVEM	WWTHE-back

2

イロト イポト イヨト イヨト

Figure: Write Back

Read from MEM/WB register into register file

Error?

Fifth S

Implementation	Combinational Elements	Sequential Logic Elements	MI
Stage			
			Write-back
	druction	Address of the second s	

MIPS Processor Design

Э.

イロト イポト イヨト イヨト

Figure: Write Back

- Read from MEM/WB register into register file
- Error?
  - save address for register file is not preserved

Fifth S

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

### **Corrected Pipeline Datapath**



Figure: Correction made for load instruction

▲ロト▲御と▲臣と▲臣と 臣 のへぐ

verview of Implementation	Combinational Elements	Sequential Logic Elements	MIPS Processor Design
Control Lines			

Store and pass Control signals as well


Sequential Logic Elements

イロト イ理ト イヨト イヨトー

2

## **Control Lines**

## Store and pass Control signals as well

	Execution/Address Calculation stage control lines				Memory access stage control lines			stage control lines	
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
SW	Х	0	0	1	0	0	1	0	Х
beq	Х	0	1	0	1	0	0	0	Х



Figure: Including control signals

Combinational Elements

Sequential Logic Elements

MIPS Processor Design

## **Complete Pipelined Architecture**



Figure: Datapath and Control of Pipelined MIPS  $\langle \square \rangle$   $\langle \square \rangle$   $\langle \square \rangle$   $\langle \square \rangle$